I ran synthesis on a IP many times with a variation in the frequency each time. and no additional constraints given during synthesis to the design.
please look into the attachment , i observed a consistent zero slack from 500 Mhz to 1 Ghz. Is everything ok or iam missing anything ? give some suggestions
I ran synthesis on a IP many times with a variation in the frequency each time. and no additional constraints given during synthesis to the design.
please look into the attachment , i observed a consistent zero slack from 500 Mhz to 1 Ghz. Is everything ok or iam missing anything ? give some suggestions
It is possible everything is ok. You can check the design area, it should be increasing as more and more buffers and large cells are put in your design.
yes , area is increased from 318k um2(@100 Mhz) to 324k um2(@1G). so, any thumb rule to say the maximum frequency for this design.
what i am thinking is, at 100 Mhz i.e 10000ps i got a slack of 7000 ps. so 10000 - 7000 = 3000 ps which is around ~ 300 Mhz.
so if i keep my f =300 mhz i should get a 0 slack for sure approx. but as per sheet , it is going upto 1 G.
yes , area is increased from 318k um2(@100 Mhz) to 324k um2(@1G). so, any thumb rule to say the maximum frequency for this design.
what i am thinking is, at 100 Mhz i.e 10000ps i got a slack of 7000 ps. so 10000 - 7000 = 3000 ps which is around ~ 300 Mhz.
so if i keep my f =300 mhz i should get a 0 slack for sure approx. but as per sheet , it is going upto 1 G.