Async set and clear are also listed as edge signals. The difference is whether or not the signal appears in a condition in the always block.
Code:
always @(posedge clk or posedge rst)
begin
if (rst) // listed signal used here, has priority
do <= 8'h5A; // constants only for async set and async clear
else // clk not mentioned
do <= di; // sync updates, by clk
end