Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Introduce hold violation

Status
Not open for further replies.
V

veeraj_patil

Newbie level 5
Newbie level 5
Joined
Jun 8, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bangalore,India
Visit site
Activity points
57
I want to introduce hold violation in my design. This I can do by:

1.Removing any comb. logic between registered paths.
2.Positive clock skew.

Am i right? Is there any other way ???
 

By making the source flop worst delay one and making the capture flop good one.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top