Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Intrinsic gain simulation

Status
Not open for further replies.

arvkp123

Newbie level 4
Joined
Aug 30, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hello all,

I am trying to generate intrinsic gain vs gm-id plots for 0.18um nmos and pmos devices. However, I am noticing that intrinsic gain for pmos is greater than that for nmos. I guess it should be the other way around. I would be grateful if someone could point out the error in my simulations.

Setup for nmos device
VGS = 0 to 1.8V, VDS = 0.9V

Setup for pmos device
VSG = 0 to 1.8V, VSD = 0.9V

 

arvkp123:
How to get the intrinsic gain?
THX
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top