Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interview Questions Related to CDC

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Can any body tell me

Questions related to Clock Domain Crossing and It's good if some one is having some docs related to it.
 

wish below will be some helpful.
 

this material is from the cadence website:
 

Here are some fundamental questions?

1) What is the danger in crossing clock domains?

2) Describe some of the techniques used to do cdc safely.
 

The danger of CDC is metastable.
In most of cases, an asyn FIFO or a daul port RAM will be used at boundary.
 

There are many techniques around for crossing domains safely. In a very simple case where you transmit 1 bit of data to another domain double registers at the destination domain will suffice. However, for more complicated bus type transfers, 2-phase or 4-phase handshaking schemes can be implemented. When transmitting chunks of data fifos are good options.

Visit this site for some good information on the subject:

https://www.fpga4fun.com/CrossClockDomain.html

Be sure to read through the links provided!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top