Interview Question --- Design a black box...

Status
Not open for further replies.
J

jayanth03

Newbie level 4
Joined
Jul 21, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
Design a black box whose input clock and output relationship as shown in attachment.
I think I know how do do it using HDL...

In Verilog: Output = repeat (2) @ (posedge clk) clk

Can some one please tell me how to design this using logic gates and FF's.

Thanks
Jayanth
 

This is the way!

Code: 
        +------------+
        |            |
        |  +-----+   |
        +--|D   Q|---|---+
           |     |   |   |       _____
           |     |   |   +------|     \
 CLK       |     |   |          |      )---- OUT
 ----+-----|>  /Q|---+   +------|_____/
     |     +-----+       |
     |                   |
     |   +------------+--+
     |   |            |
     |   |  +-----+   |
     |   +--|D   Q|   |    
     |      |     |   |
     |      |     |   |
     |      |     |   |
     +-----o|>  /Q|---+
            +-----+
 
Give D input to D filp flop --> xor of clk and Q(OUT)
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…