What is the application of (Virtual Functions) in System Verilog.
Why we need (Virtual Functions) at all.
Suppose I have two functions with different name and I can achieve my functionality by accessing both the functions from 2 different class by creating objects for both the classes.
Then what is the real advantage of (Virtual Functions).