Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interpreting Timing Diagram of Encoder

Status
Not open for further replies.

curious_mind

Full Member level 3
Joined
Apr 14, 2019
Messages
173
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
1,279
I was going through SICK absolute encoder **broken link removed**. Referring to page No 7, timing diagram depicts that for 30 bits resolution, 33 clock pulses needs to be sent to retrieve position information. Is that right?
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
23,032
Helped
4,716
Reputation
9,448
Reaction score
5,090
Trophy points
1,393
Activity points
152,591
Hi,

Always use the datasheet directly from the manufacturer, they are most up to date.

It depicts 34 clock cycles.
* 1 start (before the data: H-L-H cycle)
* 30 data
* 3 error

Klaus
 

curious_mind

Full Member level 3
Joined
Apr 14, 2019
Messages
173
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
1,279
I agree, but what would happen if we transmit less no of pulses say 30 for data
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
50,804
Helped
14,603
Reputation
29,481
Reaction score
13,687
Trophy points
1,393
Location
Bochum, Germany
Activity points
290,907

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top