Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

inter packet delay in USB3.0

Status
Not open for further replies.
V

vdn_123

Newbie level 5
Newbie level 5
Joined
Dec 13, 2011
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,326
In case of BURST transaction in USB3.0 what is the interpacket delay between END of first DPP to Start of Nxt DPP (END END END EPF ----- SHP SHP SHP EPF)?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top