Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Instantiating a RAM in verilog

Status
Not open for further replies.
P

Plzhelp

Junior Member level 3
Joined
Feb 18, 2012
Messages
31
Helped
7
Reputation
14
Reaction score
6
Trophy points
1,288
Location
India
Activity points
1,535
What is the major advantage of instantiating a RAM of bigger size rather than inferring it.??? Please let me know the answer to this question.
Thank you in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top