ya, for IC's i can see the datasheets. But I wanted to design a TDC of my own, say a simple vernier delay line TDC. Based on what should I fix the limit of my input rise time
Rise time converts noise and logic threshold variations into timing inaccuracy. You can use slower rise time for trigger signals but will face reduced timing accuracy.