Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

INL of delta-sigma ADC

Status
Not open for further replies.

xusoso

Member level 5
Joined
Aug 18, 2004
Messages
88
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,288
Activity points
570
i am studying a low frequency 14bit delta-sigma ADC, DNLis about 1lsb but INLis 10lsb. INL is too bad .
so my question is what factors will degrate the INL of delta-sigma ADC,and if there are some papers on this topic,please inform me ,thanks a lot.
 

The INL might be coming from the mismatches in the integrators and in the comparators. Are you doing a resolution of more than 1 bit in the analog domain?

Added after 3 minutes:

Just check whether you are saturating the second integrator? If that is the case, tone down the signal amplitude to measure your INL
 

try using MATLAB to create a concept design and vary the factors to see how they affect the ADC performance..ann
 

yeah take the value of tau= [x2 +x1]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top