Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[General] In chip debug capability

Status
Not open for further replies.
A

asicdesign

Newbie level 3
Joined
Aug 20, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
26
what is the different way to implement ICE, on chip emulation capablity.
requirements:
1. PC can be stopped, step step debug,
2. can modify internal registers,
3. IDE can keep track of the MCU internal register states?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top