Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

In cadence simulation how to introduce noise in current source?

Status
Not open for further replies.

nisha gupta

Member level 4
Joined
May 22, 2012
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Hyderabad, Andhra Pradesh, India
Activity points
1,755
In cadence simulation i am trying to simulate a comparator. and i am using ideal current source (or measurement case off chip or external current). Now i want to simulate this comparator with current source having some noise so that i can verify the measurement case (external current source might be having some noise).
Can any one suggest how can i introduce noise in current source for simulation. This comparator is very low power comparator. and external current is also very low (nA range)
 

Depends on the intended analysis type. Comparator simulation sounds like transient analysis, there's no simple way to include noise in transient analysis.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top