Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Implementing cache memory in FPGA using VHDL

Status
Not open for further replies.

sanjana

Junior Member level 2
Joined
Sep 12, 2005
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,558
I am implementing a cache memory in FPGA.
for that i need a memory of 16 bytes wide and 256 entries.
I am implementing using VHDL.
the problem is I want to download in FPGA.
Is there any way to make effective utilization of area in FPGA in this application
 

Iouri

Advanced Member level 2
Joined
Aug 17, 2005
Messages
682
Helped
87
Reputation
174
Reaction score
8
Trophy points
1,298
Activity points
4,814
memory in FPGA

What device are you using?

It is sounds to me you are not utilize embedded memory blocks on FPGA
 

m_kartik

Newbie level 6
Joined
Feb 7, 2006
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,358
Re: memory in FPGA

why don't you use the BRAM in FPGA???
 

sanjana

Junior Member level 2
Joined
Sep 12, 2005
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,558
Re: memory in FPGA

Yaa thanks I am using a virtex II block Ram .but still I want to know whether a super scalar fetch engine can be downloaded into FPGA or not .memory size is
two 144 by 128 memories ,sixteeen 16 by 64 memories and a 164 by 64 memory
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top