Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] I'm stuck,how to port map this...?

Status
Not open for further replies.

kazvah45

Newbie level 1
Joined
Nov 26, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
I am working on writing vhdl code for serial multiplier but am stuck on port map. I have uploaded an image for you to see what I am dealing with :
[I]**broken link removed**[/I]
 
Here is my code so far:
[syntax=vhdl]       
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_STD.all;
entity bitserial is
    Port ( A_IN : in  STD_LOGIC_VECTOR (7 downto 0);
           B_IN : in  STD_LOGIC_VECTOR (7 downto 0);
           CLK : in  STD_LOGIC;
           LOAD : in  STD_LOGIC;
           P_OUT : out  STD_LOGIC_VECTOR (15 downto 0);
           DONE : out  STD_LOGIC);
end bitserial;
 
architecture Behavioral of bitserial is
-------I declare some signals-----------
signal weasig :std_logic;
signal wepsig: std_logic;
signal operand1: std_logic_vector(7 downto 0);
signal operand2: std_logic_vector(7 downto 0); 
signal sigP: std_logic;
signal sigA: std_logic_vector(7 downto 0);
 
------Here are my components---------
component FSM is 
Port ( clock1 : in  STD_LOGIC;
           Load : in  STD_LOGIC;
           wr_a : out  STD_LOGIC;
           wr_p : out  STD_LOGIC;
           done : out  STD_LOGIC);
end component;
 
component Reg_A is 
Port ( clock1 : in  STD_LOGIC;
           A_in : in  STD_LOGIC_VECTOR (7 downto 0);
           we_a : in  STD_LOGIC;
           A_out : out  STD_LOGIC_VECTOR (7 downto 0));
end component;
 
component Shift_Reg is 
Port ( clock1 : in  STD_LOGIC;
           B_in : in  STD_LOGIC_VECTOR (7 downto 0);
           we_p : in  STD_LOGIC;
           Sum : in  STD_LOGIC_VECTOR (8 downto 0);
              done : in STD_LOGIC;
           P_out : out  STD_LOGIC_VECTOR (15 downto 0));
end component;
 
component mux2x1 is 
Port ( in0 : in  STD_LOGIC_VECTOR (7 downto 0);
           in1 : in  STD_LOGIC_VECTOR (7 downto 0);
           output : out  STD_LOGIC_VECTOR (7 downto 0);
           sel : in  STD_LOGIC);
end component;
 
 
------Here is where I messed up in the port map------
begin
 
U0: FSM port map(Load => LOAD, clock1 => CLK, wr_a => weasig, wr_p => wepsig, done => );
 
U1: Reg_A port map(clock1 => CLK, A_in => A_IN, we_a => weasig, A_out => sigA);
 
U2: Shift_Reg port map(clock1 => CLK, B_in => B_IN,P_out(15 downto 8) => operand1,
        done => donesig, we_p => wepsig, Sum => );
                       
U3: mux2x1 port map(in1 => sigA, in0 => , sel => sigP , output => operand2);
 
end Behavioral;



As you can see it is incomplete and there are some unconnected ports because I am confused especially with the operand1 and operand2 signal.
Any replies would be helpful.


Edit: Nevermind I figured it out sorry for disturbing you guys!
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top