Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Illegal via ("tsmc18rf" "M1_POLY1" &quot

Status
Not open for further replies.

Depp

Member level 3
Joined
Jul 24, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,688
I run "Design synthesis -->Layout XL" in virtuoso schematic editor , then I run "Placer" or "Export to Router",there will be warnings in CIW,says:
......
\o Export from DFII: Starting export.
\o Exporting "Inverter inv_sym layout" from DFII...
\o Exporting version 11.0.9 syntax from exportVersion environment variable.
\w *WARNING* Illegal via ("tsmc18rf" "M1_POLY1" "symbolic") specified in (("tsmc18rf" "M1_POLY1" "symbolic") t).
\w *WARNING* Illegal via ("tsmc18rf" "M2_M1" "symbolic") specified in (("tsmc18rf" "M2_M1" "symbolic") t).
\w *WARNING* Illegal via ("tsmc18rf" "M3_M2" "symbolic") specified in (("tsmc18rf" "M3_M2" "symbolic") t).
\w *WARNING* Illegal via ("tsmc18rf" "M4_M3" "symbolic") specified in (("tsmc18rf" "M4_M3" "symbolic") t).
\w *WARNING* Illegal via ("tsmc18rf" "M5_M4" "symbolic") specified in (("tsmc18rf" "M5_M4" "symbolic") t).
\w *WARNING* Illegal via ("tsmc18rf" "M6_M5" "symbolic") specified in (("tsmc18rf" "M6_M5" "symbolic") t).
\o Export from DFII: Export completed.
\o Successfully exported "Inverter inv_sym layout" from DFII.
\o Export from DFII: Starting Router...
.....
how to solve this problem???
I'm using ic5141 base.
thank you .
 

PaloAlto

Full Member level 4
Joined
Oct 8, 2007
Messages
194
Helped
35
Reputation
70
Reaction score
9
Trophy points
1,298
Location
Cádiz, Spain
Activity points
2,506
It looks like it doesn't like the symbolic type of via. Try to replace one of these vias in your design by a self-made layout cell, (just flatten one of this vias into your cell called viaM1M2, layout) and see if you still get the warning
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top