Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

I2C master controller problme

Status
Not open for further replies.

dolby.yang

Member level 4
Joined
Mar 2, 2005
Messages
73
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,288
Activity points
1,862
Hi,
Currently i want do a I2C master controller for AT24C512B eeprom,i searched the ip core for I2C on net, that is not fit for 24C512b ,because 24C512b random read operation need 2 word address following the device address ,i saw the i2c core on net most of them are one word address for eeprom .

So who have I2C code for this application ?
 

I2C ip cores belongs to nxp (now philips) contacting them would give you a better perspective of the options...
 

I thinks two offset is not a problem, while use opencore's i2c master, for example read a single data from i2c memory,the operation will be S(start)-a0(device address)-offset-RS(repeat start) a1-read data-nack+P, we should send CR 90 10 10 90 10 68
while you want to send two offset, you just need to send one more 10 CR to write a extra offset that mean 90 10 10 10 90 10 68
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top