Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

I need help choosing proper filter for PLL design

Status
Not open for further replies.

mostafa0020

Member level 1
Joined
Oct 3, 2004
Messages
41
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
474
PLL Filter Design"?

Hi ALL,
I use "4046 Chip " as a PLL with a reference frequency of 50 Hz " Power Frequency" with a divider in feedback N=60 "two 4017 Chips" and using Phase Comparator 2 to obtain zero degree phase shift between input and output when in lock, the VCO is a wave generation circuit consisting of "ICL8038 Chip" linear triangular VCO,The problem is closing the loop with a suitable filter.
Please, Advise me about selecting the proper filter " wheather active or passive, 1st or 2nd order,.." elements,how can I calculate this filter elements????
 

VVV

Advanced Member level 5
Joined
Nov 26, 2004
Messages
1,582
Helped
383
Reputation
766
Reaction score
86
Trophy points
1,328
Activity points
19,971
Re: PLL Filter Design"?

For this application you do not need an active filter.
Even a first order filter will be adequate, and personally that is what I would use.
For details on how to design it, check out page 6 of this datasheet: http://www.onsemi.com/pub/Collateral/MC14046B-D.PDF
 

stephen_h

Junior Member level 2
Joined
Mar 6, 2005
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,441
Re: PLL Filter Design"?

The reference clock is very low and nothing concern voice and audio application, just simple RC filter is enough.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top