[SOLVED] Hspice netlist to Layout ...

Status
Not open for further replies.
S

skamthey

Member level 3
Joined
Jan 28, 2009
Messages
54
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,288
Activity points
1,647
hspice netlist

Hello everyone,
I want to go from HSpice netlist to Layout and want to calculate area.
Could anybody tell me please the exact flow (means procedure) & tools required in that flow.

Thanks & Regards
SKamthey
 

convert spice netlist to layout

I dont think you can do it automatically. You need to do it manually.

I hope some senior members can shed some more light.
 

converting spice netlist to layout

skamthey said:
Hello everyone,
I want to go from HSpice netlist to Layout and want to calculate area.
Could anybody tell me please the exact flow (means procedure) & tools required in that flow.

Thanks & Regards
SKamthey
Click to expand...

if you only want to find the area: tools like Tanner ( S-Edit ) can convert SPICE (HSpice, PSpice, TSpice, doesn't matter ) to Verilog/VHDL, from where you can use standard flow to calculate the area.
why you don't estimate the area? you can put say ~800λ² for each transistor that you've. right?
 

netlist hspice

You can use Tanner EDA tool (L-edit) with Standard Place and Route (SPR) option.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…