matrixofdynamism
Advanced Member level 2

I am aware that when designing SDRAM controllers, it is important to not just be aware of how the SDRAM works but also be careful about the tight timing requirements. Now with emphasis on this second aspect, how would one go about verifying an SDRAM controller design written in a HDL? Do manufacturers of SDRAMs provide some sort of behavioural model for this purpose?
SDRAMs are common with FPGAs and I know that I can find a ready-made controller for this task. I am asking this question out of curiosity.
SDRAMs are common with FPGAs and I know that I can find a ready-made controller for this task. I am asking this question out of curiosity.