Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to write DC constraint scripts for RGMII IP CORE

Status
Not open for further replies.

tavidu

Member level 1
Joined
Oct 21, 2004
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
343
rgmii waveform

I'v designed RGMII IP CORE
but I really dont know how to write dc constraits script of design compiler, because
RGMII use rising&falling edge of a clock.

Anyone can give me any suggestion?

Thanks
 

utmseng

Junior Member level 2
Joined
May 22, 2001
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
AZ
Activity points
240
Re: dc scripts of RGMII

Hi,

Can you describe more on your design's clock waveform? I thought DC's create_clock is able to constraint your design. You can man create_clock to take a closer look.
 

ami

Member level 3
Joined
Apr 28, 2005
Messages
62
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
VN
Activity points
1,952
Re: dc scripts of RGMII

1. Define input clock.
2. Set_input_delay with respect to rising edge of the clock.
3. Set_input_delay with respect to falling edge of the clock using “-clock_fall” switch.

Use similar rule for output timing constraints.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top