Basically, you apply your data word and address, and assert enable and write enable. The next clock pulse writes your data word into the memory address.
You don't have to use coregen. In many projects, it's easier to create RAM as a large register array in your HDL. That method is described in the ISE "XST User Guide" chapter "HDL Coding Techniques".