I have verilog code which i want to use with the fpga advantage software ,how can i use this code to generate the block diagram,and state machine diagram
maybe the coding style is not suitable for FA to convert to FSM.
if you have no hierarchy in you design, FA can not convert your design to block diagram.
meanwhile you should select the option of converting to FSA and block diagram when importing your verilog code.