Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
basicaly You add "New source" which in this case will be an "IP (CORE Generator....)" than You choose which IPCore you want to use and setup it, after you press "Generate" (or "Finish" or something like that) and chosen IP appears in the source list, You chose it and click "View HDL Instantation Template" in Processes window, it generates VHDL code from which component goes between "architecture" and "begin", and port mapping goes after "begin"