Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use synopsys directives to constraint the multi if statament RTL?

Status
Not open for further replies.

heartfree

Advanced Member level 4
Joined
Oct 31, 2004
Messages
100
Helped
3
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
738
Hi All,
There is a multi if statement in licensed IP, which is like :
reg [width-1:0] array [depth-1:0];
always @ (posedge clk or negedge rstn) begin
if(~rstn) begin
reset process
end
else begin
if(condition A) array[index1] <= variable1;
if(condition B) array[index2] <= variable2;
....
if(condition X) each element of array will be clear to zero;
end

end

for this code, Magma blastcreate and sysnopsys DC have different result in netlist.
Magma netlist matched with RTL in formal verificaiton, but DC does fail.
anyone know how to contraint DC to generate netlist?
thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top