how to use assert to verify the clock width in VHDL?

[yanzixuan]

I try this:

  assert rising_edge(clk_osc_C) and clk_osc_C'last_event >= 10 ns
        report "the width of clk_osc_C is too narrow"
        severity ERROR;

bu failed, can any body give me some suggestion?