Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to solve undefined signal

Status
Not open for further replies.

nesta

Junior Member level 2
Joined
Feb 19, 2010
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,466
Hi VhdlExperts,

I am in the process of learning vhdl.
I am having problem with undefined signal during simulation, plz help. Below is the code and problem mentioned.


-------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity hd2_slc is
port(
b : IN std_logic_vector(5 downto 0);
c_out0 : OUT std_logic_vector(2 downto 0)
);

end hd2_slc;

architecture hh of hd2_slc is

COMPONENT node
port(
I : IN std_logic_vector(2 downto 0);
Ou : OUT std_logic_vector(2 downto 0)
);
end component;

signal c_0 :std_logic_vector(2 downto 0) ;

begin

UU_0: node port map (
I(0) => b(5),
I(1) => b(4),
I(2) => b(2),
Ou => c_0 -- This give me undefined signal (U)
-- Ou => c_out0 This one works.
);


end hh;
----------------------------------------------



Why does the above code show Undefined signal (U) in the simulation for c_out vector. i know that if i port map Ou => c_out0 it works well.
But my requirement is to use a local signal and after some processing assign it to c_out0 vector.

Kindly suggest what am i doing wrong, how to use a different signal to port map with the Ou vector.

Thanks,
Nesta
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,025
Helped
2,058
Reputation
4,133
Reaction score
2,010
Trophy points
1,393
Activity points
38,600
It does not mean undefined - it is uninitialized. It means it has not been assigned a value yet.
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
354
Reputation
708
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
the question is what is the relation between input pins I and output pin Ou, and also at which values the pin b is driven in your test bench.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top