Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to solve hold time violation in cadence encounter

Status
Not open for further replies.

pritis

Newbie level 1
Joined
Jul 10, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Hello
I am working on UMC_180nm technology in cadence encounter .I am designing a FIR filter.In the physical design portion I got my hold time violation.How to solve this ?
Is there any specific rule?
Thank you in advance.
 

For fixing hold violations, you can add delay elements in the data path. Look the timing reports and you can find the cells in your data path. You can use the Interactive ECO option from the Optimize menu in Encounter to add the buffers.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top