isaacnewton
Full Member level 2
- Joined
- May 13, 2004
- Messages
- 143
- Helped
- 12
- Reputation
- 24
- Reaction score
- 8
- Trophy points
- 1,298
- Location
- Earth Village
- Activity points
- 1,134
rule of thumb nmos
It's about digital gates design.
For Inverter, we can size the (W/L)p and (W/L)n according to Vth, Delay requirement. But for NOR, NAND, XOR gates, because there are more transistors in those gates, it looks like not easy to choose the values for (W/L)p and (W/L)n.
It's about digital gates design.
For Inverter, we can size the (W/L)p and (W/L)n according to Vth, Delay requirement. But for NOR, NAND, XOR gates, because there are more transistors in those gates, it looks like not easy to choose the values for (W/L)p and (W/L)n.