how to simulate SNDR and SFDR of ADC with HSPICE

Status
Not open for further replies.

mohsen941

Junior Member level 1
Joined
Mar 3, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
iran
Activity points
1,396
hi my friends
i have been designed 10-bit 50M sample/s Successive Approximation ADC in CMOS 0.18um technology
i have been used HSPICE for simulation, now i want to test my DAC's SFDR, SNDR and ENOB spec in Hspice.
i really have not any information about this. is there any good reference for it?
i have no time for doing it, please help!!!!!!!!!!!!!!
so many thanks in advance
 

Last edited:
Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…