Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Jitter will not contribute significant noise floor in such low SNR case.
In real chip (for audio application), jitter (tjc_c < 200ps) will degrade noise floor less than 6dB.
this situation is unrelated to jitter, because there isn't jitter created in transient simulation
the jitter noise power is PJ=A^2/2*(2*pi*fb*σt)^2/M, where σt is standard deviation of jitter assuming jitter has a Gaussian distribution with mean equal to zero
There's a nice section in "CMOS Mixed-Signal Circuit Design" by Jacob Baker that talks about how to simulate jitter with Spice. The method is to basically use the Single Frequency FM source (SFFM), then generate a squarewave clock from the zero-crossings of the SFFM.
You should take a look at the book for the full details.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.