Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate different block of PLL for noise ?

Status
Not open for further replies.
PLL noise simulation

Search the following material form this fourm or google:
1.Modeling Jitter in PLL-based Frequency Synthesizers
2.Modeling and Simulation of Jitter in PLL
Frequency Synthesizers
3.PLL Performance, Simulation, and Design
 

PLL noise simulation

maybe spectre is ok,there is a choosing item--pnoise in the ADE of CADENCE
 

Re: PLL noise simulation

to simulate the entire noise of the PLL all together you may have to use behavioal modeling like Matlab or SimPLL. I dont think it can be done with cadence (In cadence you can do only separated block but not the entire loop with the loop filter and VCO).
 

PLL noise simulation

Cadence can do this too using the cells in lib "pllLib"
 

Re: PLL noise simulation

Only simulation the jitter of the ouput or VCO
 

Re: PLL noise simulation

How to simulate the PLL performance(noise level , stability...) using Hspice
 

PLL noise simulation

hi, bill_sun, would you please tell me that where the "pllLib" is in detail?
 

Re: PLL noise simulation

mooner said:
hi, bill_sun, would you please tell me that where the "pllLib" is in detail?

search the direction in which Cadence is installed,find it and add it in yr cds.lib
it's written in verilogA and can only do behavior level sim.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top