Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to set up a delay using two clock's

Status
Not open for further replies.

zbarabas

Newbie level 3
Joined
Jan 6, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
I'm struggling to design the following in vhdl:
-when an event occurs (rising-edge) set "A" to 0 then after 1000 clock cycles if no event occurred, set "A" to 1.
More exactly: I made a stepper controller which has 2 motor current settings.
When step pulses are coming I want to use a higher current. When are no pulses for 2 seconds (let's say 1000 clock cycles) set a lower current.
Can anyone guide me with an example?
 

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
302
Reputation
606
Reaction score
297
Trophy points
1,363
Activity points
18,283
Sounds like something that can easily be implemented with the simplest of state machines...
 

zbarabas

Newbie level 3
Joined
Jan 6, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
Thanks shaiko, can you please present an example?
 

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
302
Reputation
606
Reaction score
297
Trophy points
1,363
Activity points
18,283
1.Do you know VHDL/Verilog ?
2.Do you understand the concept of a Finite State Machine ?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top