Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to reduce the effect of HD3 in delta sigma ADC&#6531

Status
Not open for further replies.

gsuarez

Junior Member level 1
Joined
Mar 24, 2005
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,464
Re: How to reduce the effect of HD3 in delta sigma ADC&#

I think that for most cases its due the amplifier deffective settling due finite GBW, finite DC gain and slew-rate. By improving these parameters the third harmonic in most cases is reduced. Several books and articles provide information on these topics. There are other considerations for harmonics such as DAC mismatch in multi-bit architectures. Let me know if this help.

George
 

avlsi

Member level 3
Joined
Jan 27, 2006
Messages
58
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,797
Re: How to reduce the effect of HD3 in delta sigma ADC&#

ru using source degeneration for the input transistors.
 

Btrend

Advanced Member level 1
Joined
Dec 26, 2003
Messages
423
Helped
70
Reputation
140
Reaction score
14
Trophy points
1,298
Activity points
3,988
Re: How to reduce the effect of HD3 in delta sigma ADC&#

the SC switches also contribute these HD3,HD5...
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top