Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I worked on design of such converters using UC1875 in one design and then DSP control in another. The technique is described in literature (app notes) of the UC1875.
So basically if initially M1 and M4 are conducting and transferring, the M4 is switched off, the M4 drain resonates due to C and Lleakage to the top rail due to being clamped by M3 diode and of course M3 is turned on with lossless zero voltage switched transition. M1 is turned off with zero voltage switching (drain and source at Vin, approximately ). M1 switch capacitance (btw:no addition capacitance is drawn on drawing) provides current path and current still flowing charges M1 switch capacitance to Vin, so M2 drain now is at near zero volts and M2 body diode clamps to diode drop below low rail. With this M2 (zvs) is turned on for power transfer.
Based on those principles appropriate switch control signals can be developed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.