Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to realise a digital costas loop in FPGA?

Status
Not open for further replies.
S

shaluram

Newbie level 2
Newbie level 2
Joined
Aug 20, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,294
iam trying to realise digital costas loop(hsp50210along with hsp50110)) in

fpga.Does anybody have an idea.?could i get vhdl codings for digital costas loop?

where could i get study materials for basic understanding of digital costas

loop.please help me out freindz...
 

Re: digital costas loop

Hi,
I am also working on this topic. But, till now no success.
Have you done any progress during this time?

regards
Mukesh
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top