Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to read a file in system verilog into transaction prototypes?

Status
Not open for further replies.

sarit8

Newbie level 6
Joined
Aug 25, 2016
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
104
I have a file with multiple lines with the following structere
r,ACFE13D5,00000000
w,FE1234AC,00000000

The mid value is hexa adreess, and the last value should be data with lengh of 32 bit(also hexa).

What is the simple way ro read such a file and get the values into the following transaction prototype:
direction_enum rw; // where- typedef enum { READ = 0, WRITE = 1 } direction_enum;

bit [31:0] addr;
bit [31:0] data;
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top