How to print enumerated signal to file in VHDL testbench?

design_engineer · Mar 7, 2008

Hello,

I have a signal defined as an enumerated type in my design.

type state is (idle, start, run, end);
signal t_state is array (3 downto 0) of state;

How do I print the value of this signal to a file during my simulation?

When I do

write(line_out, t_state) or write(line_out, t_state(0))

I get argument type mismatch error during compilation.

Please help.

shawndaking · Mar 9, 2008

Re: How to print enumerated signal to file in VHDL testbench

you can assign values to everything :

for example :

dbg_p : process (clk)
begin
if rising_edge(clk) then
new_arb_sm_dff <= new_arb_sm;
case new_arb_sm_dff is
when IDLE => pkt_arb_state_dbg <= "000";
when NPI_REQ => pkt_arb_state_dbg <= "001";
when GNT_ASI_0 => pkt_arb_state_dbg <= "010";
when GNT_ASI_1 => pkt_arb_state_dbg <= "011";
when GNT_IP => pkt_arb_state_dbg <= "100";
end case;
end if;
end process dbg_p;

How to print enumerated signal to file in VHDL testbench?

design_engineer

Newbie level 6

shawndaking

Full Member level 3

Similar threads

How to print enumerated signal to file in VHDL testbench?

design_engineer

Newbie level 6

shawndaking

Full Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency