How to pass the values in Verilog during run time?

Status
Not open for further replies.

balan

Member level 2
Joined
Feb 18, 2007
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,518
hi guys,

how to pass the values in verilog during run time. by generic statement it can be done in VHDL. how to do it in verilog.



thank you,
 

verilog

using Parameter , if i do not mistake .
 

Re: verilog

hi,
Thank you,
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…