Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to optimize large transistor layout for RF PA

Status
Not open for further replies.

LaughingMAN

Newbie level 6
Joined
May 22, 2004
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
101
rf layout

Hi all,

I'm drawing the layout for a rf power amplifier and I would like to know if there are other ways of optimizing the transistor (other than finger) to reduce the parasitics of the transistor?

What are the techniques used normally for drawing transistor layout in rf power amplifier?
 

Syukri

Full Member level 5
Joined
Aug 9, 2005
Messages
252
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
Malaysia
Activity points
3,954
Common Centeroid

Transistor Matching

Symetrical
 

LaughingMAN

Newbie level 6
Joined
May 22, 2004
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
101
The techniques that you refer to are mostly used for matching or is it used for wide transistor layout in PA?
 

YESH_23

Member level 4
Joined
Dec 20, 2005
Messages
78
Helped
8
Reputation
16
Reaction score
4
Trophy points
1,288
Location
INDIA
Activity points
1,951
some of the precautions to be taken while connecting power transistors are

see that metal width are eeting their specifications

keep metal slots in large width metal wires which are connected to pa

place as near as possible to pads

route these metala as short as possible with less no of tilts

if possible use commoncentroid or else even interdigitised method if it also nott possible just place all the fingers directly in a continuous line

but take care that they are near to the pads

i think this might be helpful or else plz eloborate ur quiry
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,548
Take advantage of the finger structure by interleaving forward and return current pathes. Some 100pH will impact at least your simulation result if not the performance or stability. Make a subcircuit modelling of the PA layout. IC RCX extractors are useless because the inductive coupling is not extracted. If 10mV is the error tolerance of the extraction and 200mA at 5GHz are flowing trough your layout the extraction should be accurate to 1.6pH(1.6e-12H)!!!. The extration tools today are focused on digital. So there is no market. But FastCap and FastHenry are useful or doing planar EM simulation.
 

LaughingMAN

Newbie level 6
Joined
May 22, 2004
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
101
Is interleaving the current path forward and return, a way to reduce the inductance of the PA?

Is there any references or papers to show how to model the inductance in the RF PA?
 

icfarmer

Member level 1
Joined
Jun 19, 2005
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,434
heat dissipation have to be considered for PA
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top