Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Most of the LDO's are very sensitive to the output filter capacitance ESR, if it's out of the interval, then instability occurs.
Try this: place an ideal capacitor in series with a 1Ohm resistor at the output, vary the resistor value until you don't have overshoot.
Firstwhat is the cause of the overshoot?
Assume you have removed the lood suddenly, the loop will take time to respond, which means your paas transistor is ON, it supplies charges till it is turned off.
These charges increase the voltage on our ouput cap.
Increasing the cap size can be one solution.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
