Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to make a diode in a digital CMOS process?

Status
Not open for further replies.

leonken

Full Member level 3
Joined
Jun 12, 2004
Messages
178
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,469
how to make a diode

I want to make a diode in a digital CMOS process. The conventional method is to use a parastic pnp transistor.
However, I want to make a diode that the minus terminal of the diode is floating.
How to realize it in the digital CMOS process with out large leakage current ?
Thanks in advances!!!
 

montage2000

Member level 1
Joined
Jan 7, 2006
Messages
39
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,584
how to make a diode

if you use deep N-WELL that is easy

or use PMOS diffusion and NWELL
 

leonken

Full Member level 3
Joined
Jun 12, 2004
Messages
178
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,469
diode cmos parasitic pnp

montage2000 said:
if you use deep N-WELL that is easy

or use PMOS diffusion and NWELL
If I use a PMOS diffusion in N-Welll, the parasitic PNP transistor has the influence to the diode, and It can be used as a floating diode?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top