Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
you just write code assuming you have a ram code.. and just call it as component.. and when final importing you hdl files you should have lef and lib file having Ram cells just note the RAM names and change the component name similar to that ..
when binding logically it will call RAM from that lib or lef file..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.