Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to have minimize timing report in design compiler

Status
Not open for further replies.

ebrahimi.khoy

Member level 3
Member level 3
Joined
Dec 4, 2010
Messages
64
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Visit site
Activity points
1,736
Hi,

I am extracting large list of paths with design compiler. For example I want to know the number of paths with less than 5% slack. I just need the number and I have a very large design, so number of paths are unbelievably high. I want to minimize the information provided by report_timing command. I am currently using this:

report_timing -path_type short -slack_less_than NUMBER > out.txt

and then I analyze this file. But file size is huge. Is there anyway to further shrink the report_timing output?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top