Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a short pulse from a longer pulse

Status
Not open for further replies.

henry kissinger

Member level 2
Joined
Nov 19, 2021
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
442
I have a pulse of 10 nesc wide. (low 0V, high 1V)
How do I build a circuit that take this 10 nsec pulse and output a pulse much smaller (<1 nsec)?
The rise point of the 10 nsec pulse and the <1 nsec pulse should be almost the same (<1 nsec difference)
any ideas?
1666245963708.png
 

Hi,

generally a monoflop. Maybe a non retriggerable monoflop.

For these short pulses i'd try to feed the signal in two paths to an AND gate:
* one path directly to the AND gate
* the other path via an inverter to the AND gate.

The delay time of the inverter path determines the pulse width.
If the pulse now is too narrow, then add an RC in front of the inverter to delay the signal even more.

Klaus
 

Differentiator :



1666261874071.png



The above are general ideas, but applying at 1 nS challenging. How repeatable do
you need this over T and V, eg. accuracy ?

Tunnel diode for sure can do this. ECL logic.....

Some seriously fast logic - https://www.analog.com/en/parametricsearch/10749#/


Regards, Dana.
--- Updated ---

Note, the designs that show a large C attached to the input of a CMOS gate
should add a series R between the gate input and C to prevent potential
logic gate damage on p ower loss.

Regards, Dana.
 
Last edited:

The rise point of the 10 nsec pulse and the <1 nsec pulse should be almost the same (<1 nsec difference)
Not possible without replicating the 10 ns pulse and using the replicated instead of the original pulse, at least with regular logic gates.
 

Time delay (read gate delay) could solve that. Not exactly a precision approach.

That of course cause latency.....and T and V error sensitivity.


Regards, Dana.
 

The rise point of the 10 nsec pulse and the <1 nsec pulse should be almost the same (<1 nsec difference)
You can use a shorted delay line (reflection factor = -1) to cancel the signal, leaving only a narrow pulse. Pulse width is defined by round trip delay. The downside of this simple solution is that you get not only the first (desired) reflection but additional multi-path reflections with lower amplitude.
 

Attachments

  • pulse_shape_cable.png
    pulse_shape_cable.png
    70.5 KB · Views: 130

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top