Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a selective SDF

Status
Not open for further replies.

hunter694

Member level 2
Joined
Aug 11, 2004
Messages
48
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Sweden
Activity points
299
Hi,

I have a custome cell that I have to synthesize with my design. this custom cell has its own sdf that come from the vendor.

Can someone suggest a method through which I can ask the synthesis tool to not include a specific custom cell in the sdf since I have a separate sdf that came with it?

I just want the tool to calculate the interconnect delays up till the input/output connections of this cell. The internal timing will be annotated using the sdf that came with the custom cell.

so what I want to generate is one sdf that does not have the timing for the custom cell but does have the timing for all nets inside the design connected to it. and I can annotate two sdf's together hence running a gate level simulation with all correct timings.

Any help will be greatly appreciated.

Thanks,
Hunter
 

I think you need't do this job. just use synthesis tool generate a whole chip( include custom cells) sdf
when you run gate level simulation, first annotate whole chip sdf, then annotate the sdf come from the vendor.
 

Can the tools use the later annotated file information to replace the primary one?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top