Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to fix geometry violations in Cadence Encounter Digital Implementation System?

Status
Not open for further replies.
B

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
After the placement stage of doing PnR, I checked the geometry violations in the design. More than 1000 short violations were reported. How can I fix these geometry violations? Should I begin from the floorplan stage again or should I complete the entire PnR flow and try to fix the violations after that? There were no connectivity violations nor power via violations reported.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top