Oct 17, 2021 #1 Collang2 Junior Member level 3 Joined Jun 11, 2021 Messages 25 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Activity points 314 When I write dc>report_area my design is 500. But I don't know exactly how big that is. how many mm^2 the design actually is? I found out through my technology file that the size of the 2 Input NAND gate of this library is 1. But I don't know the " NAND size! ", how many mm^2 the gate actually is? And can't I check the size of the macrocell in DC?
When I write dc>report_area my design is 500. But I don't know exactly how big that is. how many mm^2 the design actually is? I found out through my technology file that the size of the 2 Input NAND gate of this library is 1. But I don't know the " NAND size! ", how many mm^2 the gate actually is? And can't I check the size of the macrocell in DC?
Solution T T ThisIsNotSam Oct 18, 2021 are you using an academic library? this notion of an area of "1" is strange. in real commercial libraries, all area values are given in the LEF file
are you using an academic library? this notion of an area of "1" is strange. in real commercial libraries, all area values are given in the LEF file
Oct 17, 2021 #2 tsmith35 Newbie level 4 Joined Jan 19, 2006 Messages 7 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Location USA Activity points 1,344 Collang2 said: When I write dc>report_area my design is 500. But I don't know exactly how big that is. how many mm^2 the design actually is? I found out through my technology file that the size of the 2 Input NAND gate of this library is 1. But I don't know the " NAND size! ", how many mm^2 the gate actually is? And can't I check the size of the macrocell in DC? Click to expand... This may be helpful: How the gate count of a design is determined? Upvote 0 Downvote
Collang2 said: When I write dc>report_area my design is 500. But I don't know exactly how big that is. how many mm^2 the design actually is? I found out through my technology file that the size of the 2 Input NAND gate of this library is 1. But I don't know the " NAND size! ", how many mm^2 the gate actually is? And can't I check the size of the macrocell in DC? Click to expand... This may be helpful: How the gate count of a design is determined?
Oct 17, 2021 #3 Collang2 Junior Member level 3 Joined Jun 11, 2021 Messages 25 Helped 0 Reputation 0 Reaction score 0 Trophy points 1 Activity points 314 tsmith35 said: This may be helpful: How the gate count of a design is determined? Click to expand... Ummm... I can know the number of NAND gates in the design, but do I need help from the vendor to know the size of the NAND gates? Upvote 0 Downvote
tsmith35 said: This may be helpful: How the gate count of a design is determined? Click to expand... Ummm... I can know the number of NAND gates in the design, but do I need help from the vendor to know the size of the NAND gates?
Oct 18, 2021 #4 dpaul Advanced Member level 5 Joined Jan 16, 2008 Messages 1,804 Helped 317 Reputation 635 Reaction score 346 Trophy points 1,373 Location Germany Activity points 13,104 As I understand it the number of gate equivalent is a term used to define/compare how a big design is. The silicon area consumed by a design is something else. The silicon area will depend on the target technology. Upvote 0 Downvote
As I understand it the number of gate equivalent is a term used to define/compare how a big design is. The silicon area consumed by a design is something else. The silicon area will depend on the target technology.
Oct 18, 2021 #5 T ThisIsNotSam Advanced Member level 5 Joined Apr 6, 2016 Messages 2,562 Helped 397 Reputation 794 Reaction score 466 Trophy points 1,363 Activity points 14,844 are you using an academic library? this notion of an area of "1" is strange. in real commercial libraries, all area values are given in the LEF file Upvote 0 Downvote Solution
are you using an academic library? this notion of an area of "1" is strange. in real commercial libraries, all area values are given in the LEF file