Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to evaluate and calcualte jitter in designing pll?

Status
Not open for further replies.

ithink

Junior Member level 2
Joined
Jul 1, 2005
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,468
hi,I have designed a several MHz pll and calculated some parameters,such as lock time, damp factor;but i don't know how to evaluate jitter? for a pll, jitter is very important parameter and determines the pll is good or not.
i wil appreciate your help!
thanks
 

Hi.

Jitter is converted phase noise in frequency domain.
Below link is a manual for phase noise simulation.



Good luck !!!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top